

(12) United States Patent Liu et al.

(10) Patent No.:

US 9,049,452 B2

348/402, 416; 382/232, 236;

(45) **Date of Patent:**

*Jun. 2, 2015

375/240.01-240.29

(54) METHOD AND APPARATUS FOR COMPRESSING CODING UNIT IN HIGH EFFICIENCY VIDEO CODING

(75) Inventors: Shan Liu, San Jose, CA (US); Yu-Wen

Huang, Taipei (TW); Shaw-Min Lei,

Hsin-chu (TW)

Assignee: MEDIATEK SINGAPORE PTE.

LTD., Singapore (SG)

(*) Notice: Subject to any disclaimer, the term of this

patent is extended or adjusted under 35

U.S.C. 154(b) by 776 days.

This patent is subject to a terminal dis-

claimer.

(21) Appl. No.: 13/272,221

Filed: Oct. 13, 2011 (22)

(65)**Prior Publication Data**

> US 2013/0022129 A1 Jan. 24, 2013

Related U.S. Application Data

- (60) Provisional application No. 61/508,825, filed on Jul. 18, 2011.
- (51) **Int. Cl.** H04B 1/66 (2006.01)H04N 19/463 (2014.01)H04N 19/176 (2014.01)

(Continued)

(52) U.S. Cl. CPC H04N 19/463 (2014.11); H04N 19/159 (2014.11); H04N 19/176 (2014.11); H04N 19/119 (2014.11); H04N 19/147 (2014.11); **H04N 19/96** (2014.11)

(58) Field of Classification Search USPC 348/420, 401, 413, 426, 699, 395, 412, (56)

References Cited

2011/0096834 A1 4/2011 Cheon et al.

U.S. PATENT DOCUMENTS

See application file for complete search history.

(Continued)

FOREIGN PATENT DOCUMENTS

CN101938657 A 1/2011

OTHER PUBLICATIONS

International Search Report, PCT/CN2012/070582, mailing date

Apr. 12, 2012.


(Continued)

Primary Examiner — Behrooz Senfi (74) Attorney, Agent, or Firm — McClure, Qualey & Rodack, LLP

(57)ABSTRACT

In HEVC (High Efficiency Video Coding), a 2N×2N coding unit can be partitioned into various partition types hierarchically. The coding system uses a criterion to determine the best partition, where RD-rate is often used as the criterion. N×N partition at level k becomes redundant if 2N×2N at level k+1 will be evaluated. In order to eliminate the above redundancy. the allowable partition sizes are constrained according to a method previously disclosed. In the current invention, the complexity is further reduced. According to one embodiment, N×N partition is not allowed for any INTER mode regardless of the coding unit size. Furthermore, flexibility is provided so that either the method and apparatus with further complexity reduction can be selected or an alternative method and apparatus can be selected. Syntaxes to support embodiments according to the present invention are also disclosed.

25 Claims, 7 Drawing Sheets



(51)	Int. Cl.	
	H04N 19/119	(2014.01)
	H04N 19/147	(2014.01)
	H04N 19/96	(2014.01)
	H04N 7/26	(2006.01)
	H04N 19/159	(2014.01)

(56) References Cited

U.S. PATENT DOCUMENTS

2012/0082210	A1*	4/2012	Chien et al	375/240.02
2012/0195366	A1*	8/2012	Liu et al	375/240.02
2012/0320990	A1*	12/2012	Chen et al	375/240.25

OTHER PUBLICATIONS

Written Opinion of International Search Report, PCT/CN2012/070582, mailing date Apr. 12, 2012.

Benjamin Bross et al, WD4: Working Draft 4 of High-Efficiency Video Coding, Joint Collaborative Team on Video Coding(JCT-VC) of ITU-T SG16 WP3 and ISO/IEC JTC1/SC29/WG11 6th Meeting, Jul. 14-22, 2011, pp. 1-217, Document: JCTVC-F803_d6, XP030050012, Torino, IT.

Ken McCann (Samsung/Zetacast) et al, HM3: High Efficiency Video Coding (HEVC) Test Model 3 Encoder Description, Joint Collaborative Team on Video Coding (JCT-VC) of ITU-T SG16 WP3 and ISO/IEC JTC1/SC29/WG11 5th Meeting, Mar. 16-23, 2011, Document: JCTVC-E602, WG11 No. N20270, XP030009013, Geneva, CH.

Jeongyeon Lim(SK Telecom) et al, Description of video coding technology proposal by SK telecom, Sejong Univ. and Sungkyunkwan Univ., Joint Collaborative Team on Video Coding (JCT-VC) of ITU-T SG16 WP3 and ISO/IEC JTC1/SC29/WG11 1st Meeting, Apr. 15-23, 2010, pp. 1-41, Document: JCTVC-A113, XP030007551, URL: http://wftp3.itu.int/av-arch/jctvc-site/, Dresden, DE.

^{*} cited by examiner





Fig. I






Fig. 3




Fig. 4




Fig. 5A

Depth = 0	INTER 2Nx2N	INTER 2NxN	1 1	rer (2N	INTRA 2Nx2N	
Depth = 1	INTER 2Nx2N	INTER 2NxN	1 1	ΓER (2N	INTRA 2Nx2N	
Depth = 2	INTER 2Nx2N	INTER 2N×N	1 1	TER (2N	INTRA 2Nx2N	
Depth = 3	INTER 2Nx2N	INTER 2NxN	INTER Nx2N	INTER NxN	R INTRA	

Fig. 5B

seq_parameter_set_rbsp() {	Descriptor
profile_idc	u(8)
reserved_zero_8bits /* equal to 0 */	u(8)
level_idc	u(8)

adaptive_loop_filter_enabled_flag	u(1)
pcm_loop_filter_disable_flag	u(1)
cu_qp_delta_enabled_flag	u(1)
temporal_id_nesting_flag	u(1)
disable_inter_4x4_pu_flag	u(1)
rbsp_trailing_bits()	
}	

Fig. 6

pic_parameter_set_rbsp() {	Descriptor
pic_parameter_set_id	ue(v)
seq_parameter_set_id	ue(v)
••••	
lf(!disable_inter_4x4_pu_flag)	
disable_inter_4x4_pu_pic	u(1)
rbsp_trailing_bits()	
}	

Fig. 7

cu_split_pred_ part_mode	split_coding_unit_ flag	skip_flag	merge_flag	PredMode	PartMode
0	1	ı	ı	I	ı
1	0	1	-	MODE_SKIP PART_2Nx2N	PART_2Nx2N
2	0	0	1	MODE_INTER PART_2Nx2N	PART_2Nx2N
3	0	0	0	MODE_INTER PART_2Nx2N	PART_2Nx2N
4	0	-	-	MODE_INTER PART_2NxN	PART_2NxN
5	0	-	-	MODE_INTER PART_Nx2N	PART_Nx2N
9	0	ı	ı	MODE_INTRA PART_2Nx2N	PART_2Nx2N

Fig. 8

cu_split_pred_ part_mode	split_coding_ unit_flag	skip_flag	merge_flag	PredMode	PartMode
0	0		ı	MODE_SKIP	PART_2Nx2N
,	0	0		MODE_INTER PART_2Nx2N	PART_2Nx2N
2	0	0	0	MODE_INTER PART_2Nx2N	PART_2Nx2N
3	0	-	-	MODE_INTER PART_2NxN	PART_2NxN
4	0	-	-	MODE_INTER PART_Nx2N	PART_Nx2N
v		-		MODE_INTRA PART_2Nx2N	PART_2Nx2N
(escape	0		ı	MODE_INTRA PART_NxN	PART_NxN
symbol)				MODE_INTER PART_NXN	PART_NXN

Fig. 5

cu_split_pred_ part_mode	split_coding_ unit flag	skip_flag	merge_flag	PredMode	PartMode
0	0		ı	MODE_SKIP	PART_2Nx2N
ţ	0	0	1	MODE_INTER PART_2Nx2N	PART_2Nx2N
2	0	0	0	MODE_INTER PART_2Nx2N	PART_2Nx2N
3	0	•	-	MODE_INTER PART_2NxN	PART_2NxN
4	0	1	-	MODE_INTER PART_Nx2N	PART_Nx2N
5	<u> </u>			MODE_INTRA PART_2Nx2N	PART_2Nx2N
(escape symbol)	>	ı	ı	MODE_INTRA PART_NxN	PART_NXN

Fig. 10

METHOD AND APPARATUS FOR COMPRESSING CODING UNIT IN HIGH EFFICIENCY VIDEO CODING

CROSS REFERENCE TO RELATED APPLICATIONS

The present invention claims priority to U.S. Provisional Patent Application, Ser. No. 61/508,825, filed Jul. 18, 2011, entitled "Method and syntax for compressing coding units in HEVC". The present invention is also related to U.S. Non-Provisional patent application, Ser. No. 13/012,811, filed Jan. 25, 2011, entitled "Apparatus and Method of Constrained Partition Size for High Efficiency Video Coding". The U.S. Provisional Patent Application and U.S. Non-Provisional Patent Application are hereby incorporated by reference in their entireties.

FIELD OF THE INVENTION

The present invention relates to video processing. In particular, the present invention relates to method and apparatus for compressing coding units in High Efficiency Video Coding (HEVC).

BACKGROUND

HEVC (High Efficiency Video Coding) is an advanced video coding system being developed under the Joint Collaborative Team on Video Coding (JCT-VC) group of video 30 coding experts from ITU-T Study Group. In HEVC, a 2N×2N coding unit can be hierarchically partitioned into a partition type selected from 2N×2N, 2N×N, N×2N and N×N. The coding system uses a criterion to determine the best partition, where RD-rate is often used as the criterion. The N×N parti-35 tion at level k is evaluated and the same partition, i.e., 2N×2N partition is also evaluated at level k+1. Therefore, N×N partition at level k becomes redundant if 2N×2N partition at level k+1 will be evaluated. In order to eliminate the above redundancy, the allowable partition sizes are constrained according 40 to the method disclosed in U.S. Non-Provisional patent application, Ser. No. 13/012,811, filed Jan. 25, 2011, entitled "Apparatus and Method of Constrained Partition Size for High Efficiency Video Coding". In U.S. Non-Provisional patent application, Ser. No. 13/012,811, for each leaf CU 45 larger than the SCU (smallest CU), the partition sizes allowed are 2N×2N, 2N×N and N×2N. In other words, the N×N partition is not allowed for INTER mode if the leaf CU is larger than the SCU. If the leaf CU size is the same as SCU size, all partition sizes, 2N×2N, 2N×N, N×2N, and N×N, are allowed. 50 While the method disclosed in U.S. Non-Provisional patent application, Ser. No. 13/012,811 reduces computational complexity at the expense of modest performance loss, it is desirable to develop a method and apparatus that can further reduce the computational complexity with about the same 55 performance. Furthermore, it is desirable to provide flexibility so that either the method and apparatus with further complexity reduction can be selected or an alternative method and apparatus can be selected.

BRIEF SUMMARY OF THE INVENTION

A method and apparatus for decoding of a video bitstream are disclosed. The method and apparatus for decoding of a video bitstream according to the present invention comprises receiving a first indication signal from the video bitstream; selecting a decoding process from a group consisting of a first

2

decoding process and a second decoding process according to the first indication signal; and determining CU structure for a coding unit (CU) associated with the video bitstream using the decoding process selected. The decoding process selected is used to determine the CU structure for the CU equal to a smallest CU (SCU). In one embodiment, the CU structure comprises 2N×2N partition, 2N×N partition, and N×2N partition without N×N partition for the CU larger than a smallest CU, and wherein the first decoding process does not allow the N×N partition and the second decoding process allows the N×N partition for the CU equal to the smallest CU. Furthermore, the first decoding process is associated with a first codeword table, the second decoding process is associated with a second codeword table, and the decoding process selected is associated with the first codeword table or the second codeword table according to the first indication signal. The first codeword table comprises code entries corresponding to the $2N\times2N$ partition, the $2N\times N$ partition, and the $N\times2N$ partition, and the second codeword table comprises code entries corresponding to the 2N×2N partition, the 2N×N partition, the N×2N partition and the N×N partition. The decoding process is applicable to different coding types such as binary arithmetic codes as well as variable length codes.

One aspect of the invention is related to incorporation of indication signal. In one embodiment, the indication signal is incorporated in the sequence level. In another embodiment, the indication signal is incorporated in the picture level. In yet another embodiment, a first indication signal is incorporated in the sequence level and the second indication signal may be incorporated in the picture level. If the second indication signal is incorporated in the picture level, the decoding process is according to the second indication signal. Otherwise, the decoding process is according to the first indication signal. In one embodiment according to the present invention, the indication signal indicates whether N×N partition is allowed for the smallest CU. When the first indication signal indicates the N×N partition is allowed, the second indication signal is incorporated in the picture level.

A method and apparatus for processing coding units of video data are disclosed. The method and apparatus for processing coding units of video data according to the present invention comprises selecting a coding process from a group consisting of a first coding process and a second coding process to process the coding units; incorporating a first indication signal corresponding to the coding process selected in a video bitstream associated with the video data; receiving a coding unit (CU) of the coding units; and processing the CU according to the coding process selected. In one embodiment, said processing the CU partitions the coding unit according to CU structure comprises 2N×2N partition, 2N×N partition, and N×2N partition without N×N partition for the CU larger than a smallest CU, and wherein the first coding process does not allow the N×N partition and the second coding process allows the N×N partition for the CU equal to the smallest CU. Furthermore, the first coding process is associated with a first codeword table, the second coding process is associated with a second codeword table, and the coding process selected is associated with the first codeword table or the second code-60 word table according to the first indication signal.

BRIEF DESCRIPTION OF THE DRAWINGS

 $\hspace{1cm}$ FIG. 1 illustrates an exemplary coding unit partition based $\hspace{1cm}$ on the quadtree.

FIG. 2 illustrates allowed partition sizes of prediction unit for a 2N×2N leaf coding unit.

FIG. 3 illustrates an example of redundancy problem for prediction unit at depths k and k+1.

FIG. 4 illustrates an example of constrained partition set for a 2N×2N leaf coding unit to avoid redundancy for INTER prediction.

FIG. **5**A illustrates an example of coding unit partition at various depths according to an embodiment of the present invention, where INTER N×N is not allowed for depth=3.

FIG. 5B illustrates an example of coding unit partition at various depths according to an embodiment of the present 10 invention, where INTER N×N is allowed for depth=3.

FIG. 6 illustrates an example of sequence level syntax to support selection of coding unit structure and associated processing.

FIG. 7 illustrates an example of picture level syntax to 15 support selection of coding unit structure and associated processing.

FIG. 8 illustrates an example of coding unit prediction mode and partition mode specification for coding unit size larger than the smallest coding unit size.

FIG. 9 illustrates an example of coding unit prediction mode and partition mode specification for coding unit size equal to the smallest coding unit size and the $N\times N$ partition is allowed for INTER mode.

FIG. 10 illustrates an example of coding unit prediction 25 mode and partition mode specification for coding unit size equal to the smallest coding unit size and the N×N partition is not allowed for INTER mode.

DETAILED DESCRIPTION OF THE INVENTION

During the encoding process, in order to achieve the best possible performance, the rate-distortion function or other performance criterion usually is evaluated for various coding unit (CU) partitions and prediction unit (PU) partitions. The 35 PU design in the current HEVC development results in some redundancy to cause rate-distortion function or other performance criterion repeatedly evaluated for some PU configuration. For example, redundancy may exist between the configuration of the INTER N×N CU at depth=k and the 40 configuration of the INTER 2N×2N CU at depth=k+1. The redundancy will cause unnecessary processing and waste valuable system resources. A method to alleviate the redundancy is disclosed in U.S. Non-Provisional patent application, Ser. No. 13/012,811, filed Jan. 25, 2011, entitled "Appa- 45 ratus and Method of Constrained Partition Size for High Efficiency Video Coding", where a constrained CU partition has been developed to eliminate or reduce the redundancy in processing. Nevertheless, it is desired to develop coding unit compression method to further reduce the computational 50 complexity. Also it is desirable to provide flexibility so that either the method and apparatus with further complexity reduction can be selected or an alternative method and apparatus can be selected. Furthermore, it is desired to design necessary syntax to convey the information related to the 55 efficient and flexible partition between an encoder and a

In the high efficiency video coding (HEVC) system under development, the fixed-size macroblock of H.264/AVC is replaced by a flexible block, named coding unit (CU). FIG. 1 60 illustrates an exemplary coding unit partition based on a quadtree. At depth 0, the initial coding unit CU0, 112 consisting of 64×64 pixel, is the largest CU (LCU). The initial coding unit CU0, 112 is subject to quadtree split as shown in block 110. A split flag 0 indicates that the underlying CU is 65 not split and, on the other hand a split flag 1 indicates the underlying CU is split into four smaller coding units CU1,

4

122 by the quadtree. The resulting four coding units are labeled as 0, 1, 2 and 3 and each resulting coding unit becomes a coding unit for further split in the next depth. The coding units resulted from coding unit CU0, 112 are referred to as CU1, 122. After a coding unit is split by the quadtree, the resulting coding units are subject to further quadtree split unless the coding unit reaches a pre-specified smallest CU (SCU) size. Consequently, at depth 1, the coding unit CU1, 122 is subject to quadtree split as shown in block 120. Again, a split flag 0 indicates the underlying CU is not split and, on the other hand a split flag 1 indicates the underlying CU is split into four smaller coding units CU2, 132 by the quadtree. The coding unit CU2, 132, has a size of 16×16 and the process of the quadtree splitting as shown in block 130 can continue until a pre-specified smallest coding unit is reached. For example, if the smallest coding unit is chosen to be 8×8, the coding unit CU3, 142 at depth 3 will not be subject to further split as shown in block 140. The collection of quadtree partitions of a picture to form variable-size coding units constitutes a partition map for the encoder to process the input image area accordingly. The partition map has to be conveyed to the decoder so that the decoding process can be performed accordingly.

Besides the concept of coding unit, the concept of prediction unit (PU) is also introduced in HEVC. Once the splitting of CU hierarchical tree is done, each leaf CU is subject to further split into prediction units (PUs) according to prediction type and PU partition. For temporal prediction, the PU types consist of SKIP, MERGE and INTER modes. For spatial prediction modes, the PU type consists of INTRA mode. For each 2N×2N leaf CU, one partition size is selected. When the PredMode (Prediction Mode) is SKIP or MERGE, the only allowed PartSize (Partition Size) is {2N×2N}. When the PredMode is INTER, the allowed PartSize is selected from the set $\{2N\times2N, 2N\times N, N\times2N, N\times N\}$ as shown in FIG. 2. When the PredMode is INTRA, the allowed PartSize is selected from the set $\{2N\times2N, N\times N\}$. The PU design in the current HEVC development results in some redundancy. For example, redundancy may exist between the configuration of "the PU of the CU with depth=k, Mode=INTER, PartSize=N×N" and the configuration of "the PU of the CU with depth=k+1, Mode=INTER, PartSize=2N×2N" as shown in FIG. 3. The PU 310 at depth k will be processed again at depth (k+1) as the PU 320. The PU 310 is selected under the INTER mode with partition size N×N. On the other hand, the PU 320 is selected at the INTER mode with partition size 2N'×2N', where 2N'=N. Consequently, the same block will be processed twice at depths k and depth (k+1). The redundancy will cause unnecessary processing and waste valuable system resources.

In order to eliminate the above redundancy, the allowable partition sizes are constrained according to U.S. Non-Provisional patent application, Ser. No. 13/012,811, as shown in FIG. 4. Consequently, for each leaf CU larger than SCU (smallest CU), the partition sizes allowed are 2N×2N, 2N×N and N×2N. In other words, the N×N partition is not allowed for INTER mode if the leaf CU is larger than SCU. If the leaf CU size is the same as SCU size, all partition sizes, 2N×2N, 2N×N, N×2N, and N×N, are allowed. When a CU size is the same as SCU size, the CU is not subject to further split and the inclusion of N×N partition size will not cause redundancy. The partition types according to current HEVC HM3.0 (HEVC Test Model version 3.0) described above are summarized in Table 1. The codeword table associated with various partition types for HEVC HM3.0 is shown in Table 2.

Partition Types	INTER CU > SCU	INTER CU = SCU	INTRA CU > SCU	INTRA CU = SCU
2Nx2N	Yes	Yes	Yes	Yes
Nx2N	Yes	Yes	No	No
2NxN	Yes	Yes	No	No
NxN	No	Yes	No	Yes

TABLE 2

Partition type	CU > SCU	CU == SCU
INTER 2Nx2N	1	1
INTER Nx2N	01	01
INTER 2NxN	001	001
INTER NxN		0001
INTRA 2Nx2N	000	00001
INTRA NxN		00000

While the method disclosed in U.S. Non-Provisional patent application, Ser. No. 13/012,811, uses constrained PU partition to reduce the coding redundancy, the process can be further improved. According to one embodiment of the present invention, the N×N coding mode is removed for 25 INTER coding at all depths. FIG. 5A illustrates allowed INTER and INTRA partitions in various depths according to an embodiment of the present invention. The example shown in FIG. 5A still allows INTRA N×N partition when the CU size equals to the smallest size. Since the codeword table does 30 not need to accommodate an entry for INTER N×N regardless whether CU is larger than SCU or CU has the same size as SCU, the codeword table can be simplified. An exemplary codeword table incorporating an embodiment according to the present invention is shown in Table 3. The codewords for 35 INTRA 2N×2N and INTRA N×N in Table 3 are shorter than the respective codewords in Table 2.

TABLE 3

Partition type	CU > SCU	CU == SCU
INTER 2Nx2N	1	1
INTER Nx2N	01	01
INTER 2NxN	001	001
INTRA 2Nx2N	000	0001
INTRA NxN		0000

In another embodiment according to the present invention, the system can adaptively eliminate the INTER N×N partition and the selection can be indicated by syntax. For example, the 50 sequence parameter set (SPS) and picture parameter set (PPS) syntax can be modified to allow more coding flexibility. FIG. 5B illustrates allowed INTER and INTRA partitions in various depths where INTER N×N partition is allowed when the CU size equals to the smallest size. Exemplary SPS and PPS 55 13/012,811, filed Jan. 25, 2011, entitled "Apparatus and syntaxes incorporating an embodiment according to the present invention are shown in FIG. 6 and FIG. 7 respectively. In order to provide more coding flexibility, a flag "disable_inter__4×4_pu_flag" is added in SPS as highlighted in FIG. 6. In addition, a flag "disable_inter_4×4_pu_pic" may 60 be added in PPS as highlighted in FIG. 7 to allow the encoder to selectively enable the INTER N×N when INTER N×N is allowed as indicated by "disable_inter_4×4_pu_flag" in SPS. If "disable_inter__4×4_pu_flag" is 1 in SPS, the INTER N×N (N=4) is disabled for the whole sequence. The "dis-65 able_inter__4×4_pu_pic" in PPS will not be sent in this case. Otherwise, the "disable_inter_4×4_pu_pic" in PPS will be

6

sent to determine whether to allow INTER N×N for CU=SCU is disabled for each picture. Therefore, if "disable_inter_4x 4_pu_flag" is true, then Table 3 will be used for all Inter frames in the sequence; otherwise, if "disable_inter_4x 4_pu_pic" is true, then Table 3 will be used for the current Inter frame, if "disable_inter_4×4_pu_pic" is false, Table 2 will be used. The exemplary syntax design in FIG. 6 and FIG. 7 are for the purpose to illustrate one means to practice the present invention. A skilled person in the field may use other syntax design to practice the present invention without departing from the spirit of the present invention. For example, instead of "disable_inter__4x4_pu_flag", a flag "enable_inter__4×4_pu_flag", "inter__4×4_enabled_flag" or any other equivalence in SPS may also be used. Similarly, "disable_inter__4×4_pu_pic", a instead of "enable_inter_4×4_pu_pic", "inter_4×4_enable_pic", or any equivalence in PPS may also be used.

The coding tree semantics associated with the syntax described above are illustrated in FIG. 8 through FIG. 10. FIG. 8 illustrates specification of cu_split_pred_part_mode when CU is greater than SCU, where cu_split_pred_part_ mode specifies split_coding_unit_flag and, when the coding unit is not split, the skip_flag, the merge_flag, PredMode and PartMode of a coding unit. FIG. 9 illustrates specification of cu_split_pred_part_mode when CU is equal to SCU. In FIG. 9, INTER N×N is allowed. FIG. 10 illustrates specification of cu_split_pred_part_mode when CU is equal to SCU and INTER N×N is not allowed, i.e., disable_inter_4×4_pu_ flag=1 or disable_inter_4×4_pu_pic=1 according to exemplary syntax disclosed above.

When Asymmetric Motion Partitioning (AMP) is enabled, additional partitions including INTER 2N×nU, INTER 2N×nD, INTER nL×2N and INTER nR×2N, will be used. The codeword tables in Table 2 and Table 3 can be modified to accommodate the additional partitions as shown in Table 4, where the differences from Table 2 and Table 3 are shown in Italic.

TABLE 4

Partition type	CU > SCU	CU == SCU inter_4x4 disabled	CU == SCU inter_4x4 enabled
INTER 2Nx2N	1	1	1
INTER 2NxN	01I	01 <i>1</i>	01 <i>1</i>
$INTER\ 2NxnU$	01 <i>01</i>	01 <i>01</i>	01 <i>01</i>
INTER 2Nx nD	0100	0100	0100
INTER Nx2N	001 <i>1</i>	001 <i>I</i>	001 <i>I</i>
INTER nLx2N	001 <i>01</i>	001 <i>01</i>	$001\theta I$
INTER nRx2N	00100	00100	00100
INTER NxN			0001
INTRA 2Nx2N	000	0001	00001
INTRA NxN		0000	00000

In U.S. Non-Provisional patent application, Ser. No. Method of Constrained Partition Size for High Efficiency Video Coding", it has been demonstrated that the method based on constrained partition size can noticeably reduce the required computations at the expense of very modest increase in RD-rates. The method incorporating an embodiment according to the present invention further selectively removes INTER N×N partition for all CU sizes to reduce computational complexity. Again, the increase in RD-rates is very modest. In another embodiment according to the present invention, a flag in SPS and/or PPS is used to select whether INTER 4×4 is allowed. If INTER 4×4 is allowed, the coding method for CU/PU partition similar to that of U.S. Non-

Provisional patent application, Ser. No. 13/012,811 is selected. If INTER 4×4 is not allowed, the method with further reduced computational complexity as disclose herein is used.

Embodiment of compressing CU partition with INTER 5 4×4 removed according to the present invention as described above may be implemented in various hardware, software codes, or a combination of both. For example, an embodiment of the present invention can be a circuit integrated into a video compression chip or program codes integrated into video compression software to perform the processing described herein. An embodiment of the present invention may also be program codes to be executed on a Digital Signal Processor (DSP) to perform the processing described herein. The invention may also involve a number of functions to be performed 15 by a computer processor, a digital signal processor, a microprocessor, or field programmable gate array (FPGA). These processors can be configured to perform particular tasks according to the invention, by executing machine-readable software code or firmware code that defines the particular 20 is in a sequence level of the video bitstream. methods embodied by the invention. The software code or firmware codes may be developed in different programming languages and different format or style. The software code may also be compiled for different target platform. However, different code formats, styles and languages of software 25 codes and other means of configuring code to perform the tasks in accordance with the invention will not depart from the spirit and scope of the invention.

The invention may be embodied in other specific forms without departing from its spirit or essential characteristics. 30 The described examples are to be considered in all respects only as illustrative and not restrictive. The scope of the invention is, therefore, indicated by the appended claims rather than by the foregoing description. All changes which come within the meaning and range of equivalency of the claims are 35 to be embraced within their scope.

The invention claimed is:

1. A method for decoding of a video bitstream in a video decoder, the method comprising:

receiving a first indication signal from the video bitstream; selecting a decoding process from a group consisting of a first decoding process and a second decoding process according to the first indication signal;

determining CU structure for a current coding unit (CU) 45 associated with the video bitstream using the decoding process selected; and

reconstructing the current CU according to the CU structure determined; and

- wherein when the first decoding process is selected, said 50 determining CU structure uses a first CU structure without INTER N×N with N=4 for a 2N×2N CU.
- 2. The method of claim 1, wherein the decoding process selected is used to determine the CU structure for the CU equal to a smallest CU (SCU).
- 3. The method of claim 1, wherein when the second decoding process is selected, said determining CU structure uses a second CU structure comprising 2N×2N partition, 2N×N partition, and N×2N partition without N×N partition for the CU larger than a smallest CU, and the CU structure includes the 60 N×N partition for the CU equal to the smallest CU.
- 4. The method of claim 1, wherein the first decoding process is associated with a first codeword table, the second decoding process is associated with a second codeword table, and the decoding process selected is associated with the first 65 codeword table or the second codeword table according to the first indication signal.

- 5. The method of claim 4, wherein the first codeword table comprises code entries corresponding to 2N×2N partition, 2N×N partition, and N×2N partition, and the second codeword table comprises code entries corresponding to the 2N×2N partition, the 2N×N partition, the N×2N partition and N×N partition.
- 6. The method of claim 1, when the first indication signal is in a sequence level of the video bitstream and the first indication signal indicates that N×N partition is allowed for the CU equal to a smallest CU, the method further comprising receiving a second indication signal from a picture level of the video bitstream, wherein whether to allow the N×N partition for a corresponding picture is according to the second indication signal.
- 7. The method of claim 1, wherein the first decoding process and the second decoding process are selected from a coding type group consisting of binary arithmetic decoding and variable length decoding.
- 8. The method of claim 1, wherein the first indication signal
- 9. The method of claim 8, wherein the decoding process selected is applied to coding units of a sequence associated with the sequence level.
 - 10. The method of claim 8, the method further comprising: receiving a second indication signal from a picture level of the video bitstream; and
 - wherein if the second indication signal exists in the picture level, the decoding process selected is applied to the coding units in the picture associated with the picture level according to the second indication signal.
- 11. The method of claim 10, wherein decision regarding whether to parse the second indication signal is dependent on the first indication signal.
- 12. The method of claim 1, wherein the first indication signal is in a picture level of the video bitstream.
- 13. The method of claim 12, wherein the decoding process selected is applied to coding units of a picture associated with the picture level.
- 14. A method for processing coding units of video data in 40 a video encoder, the method comprising:
 - selecting a coding process from a group consisting of a first coding process and a second coding process to process the coding units;
 - incorporating a first indication signal corresponding to the coding process selected in a video bitstream associated with the video data;

receiving a current coding unit (CU); and

determining CU structure for the current CU according to the coding process selected; and

encoding the current CU according to the CU structure to generate compressed data to include in a bitstream; and wherein when the first coding process is selected, said processing the current CU partitions a 2N×2N CU according to a first CU structure without INTER N×N

- 15. The method of claim 14, wherein the coding process selected determines CU structure of the CU when the CU equals to a smallest CU (SCU).
- 16. The method of claim 14, wherein when the second coding process is selected, said processing the CU partitions the coding unit according to second CU structure comprising 2N×2N partition, 2N×N partition, and N×2N partition without N×N partition for the CU larger than a smallest CU, and the second CU structure includes the N×N partition for the CU equal to the smallest CU.
- 17. The method of claim 15, wherein the first coding process is associated with a first codeword table, the second

coding process is associated with a second codeword table, and the coding process selected is associated with the first codeword table or the second codeword table according to the first indication signal.

- 18. The method of claim 15, when the first indication signal is in a sequence level of the video bitstream and the first indication signal indicates that N×N partition is allowed for the CU equal to a smallest CU, the method further comprising incorporating a second indication signal in a picture level of the video bitstream, wherein the coding process is applied to the coding units of the picture associated with the picture level according to the second indication signal.
- 19. The method of claim 14, wherein the first coding process and the second coding process are selected from a coding type group consisting of binary arithmetic coding and variable length coding.
- **20**. An apparatus for decoding of a video bitstream in a video decoder, the apparatus comprising one or more electronic circuits configured to:
 - receive a first indication signal from the video bitstream; select a decoding process from a group consisting of a first decoding process and a second decoding process according to the first indication signal;
 - determine CU structure for a current coding unit (CU) associated with the video bitstream using the decoding 25 process selected; and
 - reconstruct the current CU according to the CU structure determined; and
 - wherein when the first decoding process is selected, the CU structure corresponds to a first CU structure without ³⁰ INTER N×N with N=4 for a 2N×2N CU.
- 21. The apparatus of claim 20, wherein when the second decoding process is selected, the CU structure corresponds to a second CU structure comprising 2N×2N partition, 2N×N partition, and N×2N partition without N×N partition for the CU larger than a smallest CU, and the second CU structure includes the N×N partition for the CU equal to the smallest CU.
- 22. The apparatus of claim 21, wherein the first decoding process is associated with a first codeword table, the second

10

decoding process is associated with a second codeword table, and the decoding process selected is associated with the first codeword table or the second codeword table according to the first indication signal.

- 23. The apparatus of claim 21, when the first indication signal is in a sequence level of the video bitstream and the first indication signal indicates that the N×N partition is allowed for the CU equal to the smallest CU, said one or more electronic circuits are further configured to receive a second indication signal from a picture level of the video bitstream, wherein the decoding process selected is applied to the coding units in the picture associated with the picture level according to the second indication signal.
- **24**. An apparatus for processing coding units of video data in a video encode, the apparatus comprising one or more electronic circuits configured to:
 - select a coding process from a group consisting of a first coding process and a second coding process to process the coding units;
 - incorporate a first indication signal corresponding to the coding process selected in a video bitstream associated with the video data;
 - receiving a current coding unit (CU) of the coding units; and
 - determine CU structure for the current CU according to the coding process selected; and
 - encode the current CU according to the CU structure to generate compressed data to include in a bitstream; and wherein when the first coding process is selected, said processing the current CU partitions a 2N×2N CU according to a first CU structure without INTER N×N with N=4.
- 25. The apparatus of claim 24, wherein when the second coding process is selected, the coding unit is processed according to second CU structure comprising 2N×2N partition, 2N×N partition, and N×2N partition without N×N partition for the CU larger than a smallest CU, and the second CU structure includes the N×N partition for the CU equal to the smallest CU.

* * * * *